

---

# PAKCK: Power Analysis of Key Computational Kernels

**Albert Reuther**  
**Computing and Analytics Group**

**Suite of Embedded Applications and  
Kernels (SEAK) Workshop at DAC 2014**

**1 June 2014**



<b>DARPA MTO</b> <b>PM: Dr. Joseph Cross</b>
---

This work is sponsored by the Defense Advanced Research Projects Agency under Air Force Contract FA8721-05-C-0002. The U.S. Government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright annotation thereon.

Disclaimer: The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of DARPA or the U.S. Government.

---



# Outline

- 
- **Introduction**
  - **Key Computational Kernels and Computational Architectures**
  - **Results**
  - **Exploration of Possible using LLMORE Simulator**
  - **Other Key Benchmark Suites**
  - **Summary and Future Work**



# PAKCK Overview

- **Set of DoD applications surveyed**
- **Set of key kernels identified/implemented**
  - Dense kernels
  - Sparse kernels
- **Specific target architectures chosen**
  - ASIC
  - FPGA
  - Multicore: CPU and GPU
- **Methodologies for power/performance characterization on architectures identified**
- **Initial power/performance characterization for some kernels/applications**
- **Simulation framework LLMORE extended**
  - Support for dynamic power models and additional architectures
  - Methodology for power simulations defined
  - Initial experiments of “possible”




# Kernel Selection: Three Key DoD Domains

## Encryption




Key kernel: AES

## Signal & Image Processing



Key kernels: GEMV, FFT, matrix element-wise multiply

## Databases, Big Data, Graph Analytics



Key kernels: SpGEMM, SpGEMV, BFS

Additional info

- Surveyed three application domains – key power kernels identified
- Implementations of key kernels gathered/written


GEMV = dense matrix-vector multiplication, SpGEMM = sparse matrix-matrix multiplication, SpGEMV= sparse matrix-vector multiplication, BFS = breadth first search






# Databases, Big Data, Graph Analysis

## ISR




- Graphs represent entities and relationships detected through multi-INT sources
- 1,000s – 1,000,000s tracks and locations
- GOAL: Identify anomalous patterns of life

## Social



- Graphs represent relationships between individuals or documents
- 10,000s – 10,000,000s individual and interactions
- GOAL: Identify hidden social networks

## Cyber



- Graphs represent communication patterns of computers on a network
- 1,000,000s – 1,000,000,000s network events
- GOAL: Detect cyber attacks or malicious software

**Cross-Mission Challenge:  
Detection of subtle patterns in massive multi-source noisy datasets**



# Key Kernels in Graph Analytics


Sparse matrix-dense vector multiplication (SpMV)	Sparse matrix-matrix multiplication (SpGEMM)	Breadth first search (BFS)
<ul style="list-style-type: none"><li>• Workhorse of sparse iterative methods (eigensolvers, CG, GMRES, etc.)</li><li>• Signal processing for graphs</li></ul>	<ul style="list-style-type: none"><li>• Formation of correlation matrices</li><li>• DNA sequence matching</li><li>• Graph clustering</li></ul>	<ul style="list-style-type: none"><li>• Fundamental graph search algorithm</li><li>• Graph 500 benchmark</li><li>• Simple algorithm that stresses traditional architectures</li></ul>

## Computational challenges

- Sparsity of data
- Irregular data
- Lack of data locality (spatial and temporal)



# Performance Challenges in Graph Computations



**Performance for sparse linear algebra/graph operations significantly worse than dense linear algebra operations on COTS processors**

Source: Jeremy Kepner, MITLL



# Computational Architecture Choices

	ASIC	FPGA	Multicore 1	Multicore 2
Specific Architecture	65 nm CMOS IBM 10 LPe	Low Power Xilinx (Spartan 6, Samsung 45 nm)	GPGPU: NVIDIA Fermi	Intel Sandy Bridge
Method of Power characterization	Simulator	Simulator	<ul style="list-style-type: none"><li>• PAPI/NVML</li><li>• LLMORE</li></ul>	<ul style="list-style-type: none"><li>• PAPI/RAPL</li><li>• LLMORE</li></ul>

- Four specific architectures chosen
- Methodologies for power performance characterization of four architectures developed



# Computational Architectures Comparison

	Programmability of kernels	Cost of repurposing	Expected power consumption	Parallelism
ASIC	Complex design; long fab time	Time consuming and expensive to refab	O(1 mW)	Can be designed to be highly parallel
FPGA	Requires RTL programming	Write new RTL code	O(100 mW)	Limited by number of gates
Nvidia Fermi	Requires CUDA programming	Write new CUDA code	~200 W	Highly parallel due to 100s of CUDA cores
Intel Sandy Bridge	Many programming languages supported	Write new code	~135 W	Limited by number of cores



Low



Medium



High



Very High

**Each architecture has different advantages and disadvantages**




# Outline

- Introduction
- Key Computational Kernels and Computational Architectures
- ➔ • Results
- Exploration of Possible using LLMORE Simulator
- Other Key Benchmark Suites
- Summary and Future Work




# Characterizing CPU Power/Performance with PAPI

- Performance Application Programming Interface (PAPI) provides access to hardware counters to monitor performance
  - Timing data
  - Cache hits/misses
  - Energy counters
    - Running Average Power Limit (RAPL) for SandyBridge CPU
    - NVIDIA Management Library (NVML) for NVIDIA GPGPU
- PAPI works across platforms
- Accurate power estimates from energy components



## RAPL Estimates v Measured Power Usage



Rotem et. al., IEEE Micro, 2012



# PAPI Power Measurements

- **CPU Plan**

- **Used PAPI to access RAPL**
- **Hardware counters provide access to:**
  - **Package energy**
  - **DRAM energy**
  - **Energy of “Power Plane 0” (includes cores and caches)**
- **Measurements:**
  - **In nanoJoules (nJ)**
  - **Sampled every microsecond**
- **Averaged numerous trials to obtain accurate power estimates**


- **GPGPU Plan**

- **Use NVML**
- **Hardware Counters provide access to**
  - Power (GPU, memory)**
  - Temperature**
- **Measurements:**
  - Power in milliWatts (mW)**
  - Temperature in Celsius (C)**
- **Power Accuracy (Fermi)**
  - Within +/- 5% current draw\***

\*NVML API Reference Manual, v 4.304.55,  
NVIDIA, Oct. 2012



# Preliminary Power Characterization Results



- **75 GFLOPS/W can be achieved with ASIC for certain kernels**
- **FPGAs are close to goal**
- **Sparse kernels perform orders of magnitude lower than dense kernels**

- **75 GFLOPS/W is very challenging target for software programmable architectures**





# Exploration of the Possible


## CPU and GPGPU Simulations using LLMORE

- **MIT Lincoln Laboratory's Mapping and Optimization Runtime Environment (LLMORE) used for power and performance simulations of the possible**
- **LLMORE: parallel framework/environment for**
  - **Optimizing data to processor mapping for parallel applications**
  - **Simulating and optimizing new (and existing) architectures**
  - **Generating performance data (runtime, power, etc.)**
  - **Code generation and execution for target architectures**
- **LLMORE Simulations and PAKCK**
  - **Yield power and performance data for key computational kernels**
  - **Support for CPU and GPU architectures**
  - **Easy to add support for new architectures**
    - Gives performance characterization of experimental architectures**
    - Hybrid systems**

**LLMORE provides simulation support for key kernels on existing and future systems**



# LLMORE Simulator Framework




MI=machine independent

**LLMORE interfaces to multiple simulators to support the analysis needs of different architectures.**




# LLMORE Overview






# Sample LLMORE Simulation – 2D FFT



**LLMORE simulates running 2D FFT on Sandy Bridge CPU and produces performance data**



# LLMORE Design: Detailed View




AST=abstract syntax tree, MI=machine independent

**LLMORE requires coordinated interaction of multiple components**



# LLMORE: Exploration of the Possible



**Simulation indicates 50x-100x energy improvement needed in Intel Sandy Bridge to obtain 75 GFLOPS/W**



# Outline

- **Introduction**
- **Key Computational Kernels and Computational Architectures**
- **Results**
- **Exploration of Possible using LLMORE Simulator**
- **Other Key Benchmark Suites**
- **Summary and Future Work**





# Other Key Benchmark Suites

HPCCHALLENGE

HPC'S

- High performance Linpack
- STREAM
- FFT
- RandomAccess
- Communication bandwidth and latency (b\_eff)
- DGEMM & PTRANS

hpecchallenge

- Front-end stream processing kernels
- Back-end data analytics kernels
- Three scalable synthetic compact applications (SSCAs)
  - Pattern matching, graph analysis, synthetic aperture radar



## Graph 500 benchmark

- Data generator
- Breadth-first search


## HPC Graph Analysis (Georgia Tech)

- Data generator
- Classify large sets
- Extract subgraphs
- Graph clustering
- [graphanalysis.org](http://graphanalysis.org)




# Parallel Computing Architecture Issues


## Standard Parallel Computer Architecture



## Corresponding Memory Hierarchy




## Performance Implications



- Standard architecture produces a “steep” multi-layered memory hierarchy
  - Programmer must manage this hierarchy to get good performance



# HPC Challenge Benchmarks



- HPC Challenge with lozone measures this hierarchy
- Can determine whether each level of hierarchy is functioning properly



# HPEC Challenge: Kernel Benchmark Selection



## Broad Processing Categories

### “Front-end Processing”

- Data independent, stream-oriented
- Signal processing, image processing, high-speed network communication

### “Back-end Processing”

- Data dependent, thread oriented
- Information processing, knowledge processing

## Specific Kernels

### Signal/Image Processing

- Finite Impulse Response Filter (FIR)
- QR Factorization (QR)
- Singular Value Decomposition (SVD)
- Constant False Alarm Rate Detection (CFAR)

### Communication

- Corner Turn (CT)

### Information/Knowledge Processing

- Graph Optimization via Genetic Algorithm (GA)
- Pattern Match (PM)
- Real-time Database Operations (DB)




# HPEC Challenge: Signal and Image Processing Kernels




## FIR

M Channels




- Bank of filters applied to input data
- FIR filters implemented in time and frequency domain

## QR




- Computes the factorization of an input matrix,  $A=QR$
- Implementation uses Fast Givens algorithm

## SVD



- Produces decomposition of an input matrix,  $X=U\Sigma V^H$
- Classic Golub-Kahan SVD implementation

## CFAR




- Creates a target list given a data cube
- Calculates normalized power for each cell, thresholds for target detection



# HPEC Challenge: Information and Knowledge Processing Kernels




## Genetic Algorithm




- Evaluate each chromosome
- Select chromosomes for next generation
- Crossover: randomly pair up chromosomes and exchange portions
- Mutation: randomly change each chromosome

## Pattern Match

- Compute best match for a pattern out of set of candidate patterns
  - Uses weighted mean-square error




## Database Operations




Red-Black Tree Data Structure

- Three generic database operations:
  - search: find all items in a given range
  - insert: add items to the database
  - delete: remove item from the database



Linked List Data Structures

## Corner Turn




- Memory rearrangement of matrix contents
  - Switch from row to column major layout



# HPEC Challenge

## SSCA#3: SAR System Architecture





# Summary and Future Work

## Summary

- **Major finding: DARPA is targeting ASIC-levels of computational efficiency applied to programmable computational architectures**
- **PAKCK results show this is a challenging goal to achieve**
- **PAKCK has quantified the gap between current programmable computational architectures and DARPA goal for DoD-relevant application kernels**

## Future Work

- **Characterize performance bottlenecks on Sandy Bridge for SpMV and SpGEMM**
- **Extend LLMORE to simulating other device technologies**